J111, J112

JFET Chopper Transistors

N-Channel — Depletion

Features

• Pb-Free Packages are Available*

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain-Gate Voltage	V_{DG}	-35	Vdc
Gate - Source Voltage	V _{GS}	-35	Vdc
Gate Current	I _G	50	mAdc
Total Device Dissipation @ T _A = 25°C Derate above = 25°C	P _D	350 2.8	mW mW/°C
Lead Temperature	TL	300	°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.




ON Semiconductor®

http://onsemi.com





MARKING DIAGRAM



J11x = Device Code

x = 1 or 2

A = Assembly Location

Y = Year WW = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

J111, J112

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Gate – Source Breakdown Voltage $(I_G = -1.0 \mu Adc)$		V _{(BR)GSS}	35	-	Vdc
Gate Reverse Current (V _{GS} = -15 Vdc)		I _{GSS}	_	-1.0	nAdc
Gate Source Cutoff Voltage ($V_{DS} = 5.0 \text{ Vdc}, I_D = 1.0 \mu \text{Adc}$)	J111 J112	V _{GS(off)}	-3.0 -1.0	-10 -5.0	Vdc
Drain–Cutoff Current ($V_{DS} = 5.0 \text{ Vdc}$, $V_{GS} = -10 \text{ Vdc}$)		I _{D(off)}	_	1.0	nAdc
ON CHARACTERISTICS					
Zero-Gate-Voltage Drain Current ⁽¹⁾ (V _{DS} = 15 Vdc)	J111 J112	I _{DSS}	20 5.0 2.0	- - -	mAdc
Static Drain–Source On Resistance (V _{DS} = 0.1 Vdc)	J111 J112	r _{DS(on)}		30 50	Ω
Drain Gate and Source Gate On–Capacitance (V _{DS} = V _{GS} = 0, f = 1.0 MHz)		C _{dg(on)} + C _{sg(on)}	-	28	pF
Drain Gate Off–Capacitance (V _{GS} = -10 Vdc, f = 1.0 MHz)		$C_{dg(off)}$	_	5.0	pF
Source Gate Off–Capacitance (V _{GS} = -10 Vdc, f = 1.0 MHz)		C _{sg(off)}	_	5.0	pF


^{1.} Pulse Width = 300 μ s, Duty Cycle = 3.0%.

ORDERING INFORMATION

Device	Package	Shipping [†]	
J111RL1	TO-92		
J111RL1G	TO-92 (Pb-Free)	2000 Units / Tape & Reel	
J111RLRA	TO-92		
J111RLRAG	TO-92 (Pb-Free)	2000 Units / Tape & Reel	
J111RLRP	TO-92		
J111RLRPG	TO-92 (Pb-Free)	2000 Units / Tape & Reel	
J112	TO-92		
J112G	TO-92 (Pb-Free)	1000 Units / Bulk	
J112RL1	TO-92		
J112RL1G	TO-92 (Pb-Free)	2000 Units / Tape & Reel	
J112RLRA	TO-92	2000 Units / Tape & Reel	
J112RLRAG	TO-92 (Pb-Free)		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


TYPICAL SWITCHING CHARACTERISTICS



1000 **I** T_J = 25°C 500 $V_{GS(off)} = 12 V$ $R_K = R_D$ = 7.0 V J112 200 J113 = 5.0 V100 TIME 50 RISE. 20 10 $R_{\kappa} = 0$ 5.0 2.0 1.0 0.5 0.7 1.0 5.0 7.0 10 20 30 50 In, DRAIN CURRENT (mA)

Figure 1. Turn-On Delay Time

Figure 2. Rise Time






Figure 3. Turn-Off Delay Time

Figure 4. Fall Time




Figure 5. Switching Time Test Circuit


NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage ($-V_{GG}$). The Drain–Source Voltage (V_{DS}) is slightly lower than Drain Supply Voltage (V_{DD}) due to the voltage divider. Thus Reverse Transfer Capacitance (C_{rss}) or Gate–Drain Capacitance (C_{gd}) is charged to $V_{GG} + V_{DS}$.

During the turn–on interval, Gate–Source Capacitance (C_{gs}) discharges through the series combination of R_{Gen} and R_K . C_{gd} must discharge to $V_{DS(on)}$ through R_G and R_K in series with the parallel combination of effective load impedance (R'_D) and Drain–Source Resistance (r_{ds}) . During the turn–off, this charge flow is reversed.

Predicting turn—on time is somewhat difficult as the channel resistance r_{ds} is a function of the gate—source voltage. While C_{gs} discharges, V_{GS} approaches zero and r_{ds} decreases. Since C_{gd} discharges through r_{ds} , turn—on time is non—linear. During turn—off, the situation is reversed with r_{ds} increasing as C_{gd} charges.


The above switching curves show two impedance conditions; 1) R_K is equal to R_D , which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2) $R_K = 0$ (low impedance) the driving source impedance is that of the generator.



10 7.0 5.0 3.0 T_{channel} = 25°C (Cds IS NEGLIGIBLE) 2.0 1.5 1.0 0.03 0.05 0.1 0.3 0.5 1.0 3.0 5.0 10 30 V_R, REVERSE VOLTAGE (VOLTS)

Figure 6. Typical Forward Transfer Admittance

Figure 7. Typical Capacitance







Figure 8. Effect of Gate-Source Voltage On Drain-Source Resistance

Figure 9. Effect of Temperature On Drain-Source On-State Resistance



NOTE 2

The Zero–Gate–Voltage Drain Current (I_{DSS}), is the principle determinant of other J-FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage ($V_{GS(off)}$ and Drain–Source On Resistance ($r_{ds(on)}$) to I_{DSS} . Most of the devices will be within $\pm 10\%$ of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:

Unknown


 $r_{ds(on)}$ and V_{GS} range for an J112 $\,$


The electrical characteristics table indicates that an J112 has an I_{DSS} range of 25 to 75 mA. Figure 10, shows $r_{ds(on)}\!=\!52~\Omega$ for $I_{DSS}\!=\!25$ mA and 30 Ω for $I_{DSS}\!=\!75$ mA. The corresponding V_{GS} values are 2.2 V and 4.8 V.

Figure 10. Effect of I_{DSS} On Drain-Source Resistance and Gate-Source Voltage

PACKAGE DIMENSIONS

TO-92 (TO-226) CASE 29-11 **ISSUE AL**





NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
- LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
С	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	-
N	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	

STYLE 5: PIN 1.

DRAIN

2. SOURCE

3. GATE

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.